snlavaiseandClaude Opus 5.5
8a87204d48
Bring-up of the Moto Edge 40 Pro (rtwo) on the SM8550 kernel: - dts: NT37705 DSI panel with DSC, Goodix GT9916P touch, ADSP/CDSP with pmic-glink (battery, UCSI), Adreno 740, WiFi (WCN7850/ath12k), physical keys, and USB-C DisplayPort (pmic-glink altmode -> PS5169 redriver -> FSA4480 -> QMP combo PHY -> mdss_dp0) following the sm8550-qrd layout. - DP link capped at HBR (link-frequencies on &mdss_dp0_out): the DP->HDMI converter of a common USB-C hub trains fine at HBR2 but its HDMI output flickers and drops HPD; HBR x2 still covers 1080p60. - new drivers: typec-mux-ps5169.c (Parade PS5169 redriver as typec switch/retimer), panel-novatek-nt37705.c. - patches: msm DP invalid LTTPR caps + no push_idle with the link down (hardware reset on unplug), msm DSI keeps the panel DSC config, ath12k regd fixes and MHI keep-awake, ICC keepalive for the MDP fetch path. - rtwo.config / config-motorola-rtwo.aarch64: options for all of the above. Co-Authored-By: Claude Opus 5.5 <noreply@anthropic.com> Claude-Session: https://claude.ai/code/session_01DnHwDU5yL8L6qgPEN5CV5m
19 lines
571 B
Diff
19 lines
571 B
Diff
--- a/drivers/gpu/drm/msm/dp/dp_display.c
|
|
+++ b/drivers/gpu/drm/msm/dp/dp_display.c
|
|
@@ -1434,6 +1434,15 @@
|
|
|
|
msm_dp_display = container_of(dp, struct msm_dp_display_private, msm_dp_display);
|
|
|
|
+ /*
|
|
+ * If link training failed in atomic_enable, the mainlink was already
|
|
+ * deinitialized (link clocks and PHY off) and the stream never came
|
|
+ * up. Writing DP_STATE_CTRL then hits an unclocked block, which hangs
|
|
+ * the bus and resets the SoC on unplug or the next modeset.
|
|
+ */
|
|
+ if (!dp->power_on)
|
|
+ return;
|
|
+
|
|
msm_dp_ctrl_push_idle(msm_dp_display->ctrl);
|
|
}
|
|
|